Strategic technology partnerships

AEGIS-IP-LOGO.png

Aegis-IP is a Joint Venture created by Adapt-IP and Methods2Business. The Joint Venture was formed to integrate together IP from suppliers into complete subsystems, and provide a single point of purchase, support and maintenance for easy deployment of these subsystems into ASICs and FPGAs. 

Adapt-IP_logo-200-56.png 

Adapt-IP develops connectivity and security IP, including baseband IP for wireless, and USB 2.0 & 3.0 IP for wired connections, and is based in Silicon Valley, California.

Cadece_Logo_Red_Reg.png

 

 

Cadence_IP_logo.png

Cadence is a leading provider of electronic design automation (EDA) and semiconductor intellectual property (IP). Cadence custom/analog tools help engineers design the transistors, standard cells, and IP blocks that make up systems on chip (SoCs). Cadence digital tools automate the design and verification of giga-scale, giga-hertz SoCs at the latest semiconductor processing nodes. Cadence IC packaging and PCB tools permit the design of complete boards and subsystems.

Cadence also offers a growing portfolio of design IP and verification IP for memories, interface protocols, analog/mixed-signal components, and specialized processors. And at the systems level, Cadence offers an integrated suite of hardware/ software co-development platforms. In short, Cadence’s innovative technologies are essential to building great products that transform lives.
Methods2Business has an Engineering Services Partner License Agreement with Cadence IP for developing ASICS with Cadence application-specific microprocessor solutions (Tensilica DSP technology)  for the purpose of supporting mutual customers.   

Imec_logo.png 

Methods2Business and IMEC-NL partner to jointly demonstrate a total Ultra-Low-Power Wi-Fi HaLow™ 802.11ah solution using Imec’s ULPWIFI radio and baseband and Methods2Business 802.11ah MAC IP. The solution is based on a ARM-based platform built with a Cortex M0+ processor.
 

ARM.png

Partner for ARM Fast Models
Programmer's view models enabling SW debug, analysis and optimization on a Virtual Platform throughout the design cycle prior to RTL or FPGA availability. The ARM Fast models are crucial within the Methods2Business SystemC-based design flow when developing IP targeting an ARM-based platform.
 

OneSpin_Logo.jpg

 

Certified Spinnaker partner of OneSpin-Solutions

OneSpin's Spinnaker Certified Service Partners Program ensures a broad range of service expertise to meet a variety of verification needs. Under terms of the program, each is trained and certified to offer services using OneSpin's design verification or equivalence checking software. Member partners are able to use its formal verification solutions in their customer engagements with full support of OneSpin's technical staff. 

 

Constellations.jpg

Constellations™ IP partner of IPextreme

IPextreme believes that a healthy semiconductor industry is best served by an IP ecosystem composed of many companies, large and small. To facilitate this, they have created Constellations™, a collective of independent, likeminded IP companies and industry partners that collaborate at both the marketing and engineering levels for mutual benefit—and, more importantly, for the benefit of the customers. IPextreme serves as the Constellations program coordinator, but is also a member on equal standing with all others. 
 

university_partners.png

 

Good collaboration with universities in context of Cadence Academic Network and MoU with the University of Novi Sad.

Partner in European projects

 

 

Partner news

June 6, 2016

Cadence and Adapt-IP publish whitepaper about the design and verification of the 802.11ah baseband for the Aegis-IP Wi-Fi HaLow IP solution. 
Using High-Level Synthesis to Design and Verify 802.11ah Baseband IP
By Farhad Mighani, Michael Sharp, and Mike McNamara, Adapt-IP and David Pursley, Cadence 

February 4, 2016

Imec and Holst Centre Present Wi-Fi HaLow Low-Power Fully Digital Polar Transmitter for IoT Applications at  IEEE International Solid-State Circuits Conference (ISSCC 2016)