Attend our presentation in the IP TRACK at DAC 2014 in San Francisco on Monday, 2nd of June, 2014

Posted by marleen on May 11, 2014

DAC_IP_TRACK_title.jpg

Abstract

Methods2Business realized a giant leap in design productivity on a Wi-Fi™ 802.11n MAC core by using Cadence® C-to-Silicon High Level Synthesis solution. The designers aimed for a unified SystemC modeling methodology for High Level Synthesis and early software validation on a virtual platform.

The MAC is a complex hardware / software system requiring in-depth verification. Therefore a unique design flow was developed starting with an unambiguous hardware/software contract and supporting formal verification to prove its correct implementation.

Thanks to the usage of C-to-Silicon, the design is better verifiable, easier to re-use and customize in terms of functionality, performance and resources.

 READ MORE ABOUT THE DAC IP track session on Monday, June 2

 

Event Type: IP Track
Track: IP
Topic Area: Emerging Technologies
Date: Monday, Jun 2, 2014
Time: 4:30pm - 6:00pm
 Location: 105